

# **Advanced CPU Architecture & Hardware Accelerators**

**LAB4 preparation report**

**FPGA, Quartus, Timing & Power Analysis, and Validation**

**Hanan Ribo**

**20.05.2026**

## Table of contents

|    |                                                       |    |
|----|-------------------------------------------------------|----|
| 1. | Aim of the Laboratory .....                           | 3  |
| 2. | Assignment definition.....                            | 3  |
|    | Performance Test Case .....                           | 3  |
|    | Hardware Test Case .....                              | 4  |
|    | The ISA of the digital system: .....                  | 7  |
|    | The HW interface of the digital system: .....         | 8  |
|    | The PPA characterization of the digital system: ..... | 9  |
| 3. | Requirements .....                                    | 10 |
| 4. | Grading Policy .....                                  | 12 |
| 5. | References.....                                       | 12 |

## 1. Aim of the Laboratory

- Understanding of digital system synthesis.
- FPGA design as a target HW.

## 2. Assignment definition


In this laboratory, you will synthesize a Digital System containing asynchronous and combinational subparts for an FPGA target, focusing on Performance, Power, and Area (logic usage).

### **Performance Test Case**

In this test case, you must test the performance, area, and functionality of a **digital system**. Generally, Quartus is used to evaluate design timing (as explained in detail in the guidance files on the Moodle). To perform timing analysis on a digital system, the design must contain registers that confine the logic paths (explained in guidance files).

**Note: In a synchronous digital system this requirement is obeyed inherently.**

In case of pure logic design (for example, as an ALU), to perform timing analysis, we need to confine the DUT between two synchronous registers (DFF-based) operating from the same clock, as described in the diagram below, to estimate performance.



**Figure 1 : The test case of finding the critical path for a pure combinational logic system**

**You must do the following tasks:**

- ModelSim Simulation with maximal coverage (done in LAB1 assignment).
- Quartus Compilation **without** pin assignments and design loading to check the design synthesis performance.
- Find the maximal operating clock  $f_{max}$ , set the clock to constrain the possible maximum value.
- Analyze the logic usage (***based on the compilation report***).
- Analyze the critical path and its location in system. Show the longest (critical) and the shortest paths and explain why.
- Find the frequency limiting operation and explain why it is happening.

**The following must be presented in the report:**

- RTL Viewer results ***for each logic block*** (of the level underneath top).
- Logic usage for each block (Combinational and Flip-Flops) based on Logic usage report from Quartus II.
- Critical path for each logic block and overall system critical path.
- Optimizations that you have done on the code for the FPGA.

***Hardware Test Case***

In the hardware test case, you will have to test an **ALU digital system** on the D10-Standard FPGA board.


- Board ***ten*** switches (SW9-SW0) and push ***four*** debounced pushbuttons (KEY3-KEY0) will be used as the ***Input interface***.
- Board ***ten*** red LEDs (LEDR9-LEDR0) and ***six*** 7-segment displays (HEX5-HEX0) used as ***Output interface***.
- Connections between the 2x20 GPIO Expansion Header and Cyclone V SoC FPGA

[Figure 2a: I/O interface of the DE10-Standard FPGA board](#)


[Figure 2b: I/O interface of the DE2-115 FPGA board](#)

**Figure 2 : Links to I/O interface of the DE10-Standard and the DE2-115 FPGA boards**


The digital system consists of two concurrent subparts, a combinational subpart and a synchronous subpart, as shown in Figures 3 and 4.



**Figure 3: Digital System comprised of two subparts**



**Figure 4: Digital System subparts architecture**



**Figure 5: PWM output unit architecture**

### ***The ISA of the digital system:***

The ISA of the combinatorial subpart is given in Figure 7, which is associated with the LAB1 task.

| Function Type                                            | Decimal value | ALUFN | Operation             | Note                                                                                                                   |
|----------------------------------------------------------|---------------|-------|-----------------------|------------------------------------------------------------------------------------------------------------------------|
| <b>PWM Output</b><br>( <i>Y and X are 16-bit width</i> ) | 0             | 00000 | PWM MODE0             | PWM Mode is Set/Reset                                                                                                  |
|                                                          | 1             | 00001 | PWM MODE1             | PWM Mode is Reset/Set                                                                                                  |
|                                                          | 2             | 00010 | PWM MODE2             | PWM Mode is Toggle                                                                                                     |
| <b>Arithmetic</b><br>( <i>Y and X are 8-bit width</i> )  | 8             | 01000 | Res=Y+X               | Simple addition                                                                                                        |
|                                                          | 9             | 01001 | Res=Y-X               | Used also for comparison operation                                                                                     |
|                                                          | 10            | 01010 | Res=neg(X)            | The 2's complement of X                                                                                                |
|                                                          | 11            | 01011 | Res=Y+2               | Double increment of Y                                                                                                  |
|                                                          | 12            | 01100 | Res=Y-2               | Double decrement of Y in one                                                                                           |
| <b>Shift</b><br>( <i>Y and X are 8-bit width</i> )       | 16            | 10000 | Res=SHL Y,X(k-1 to 0) | Shift Left Y of $q \triangleq X(k-1 \dots 0)$ times<br>Res=Y(n-1-q...0)#(q@0)<br><b>When <math>k = \log_2 n</math></b> |
|                                                          | 17            | 10001 | Res=SHR Y,X(k-1 to 0) | Shift Right Y of $q \triangleq X(k-1 \dots 0)$ times<br>Res=(q@0)#Y(n-1...q)<br><b>When <math>k = \log_2 n</math></b>  |
| <b>Boolean</b><br>( <i>Y and X are 8-bit width</i> )     | 24            | 11000 | Res=not(Y)            |                                                                                                                        |
|                                                          | 25            | 11001 | Res=Y or X            |                                                                                                                        |
|                                                          | 26            | 11010 | Res=Y and X           |                                                                                                                        |
|                                                          | 27            | 11011 | Res=Y xor X           |                                                                                                                        |
|                                                          | 28            | 11100 | Res=Y nor X           |                                                                                                                        |
|                                                          | 29            | 11101 | Res=Y nand X          |                                                                                                                        |
|                                                          | 30            | 11110 | Res=Y xnor X          |                                                                                                                        |

**Figure 6: ISA of the combinatorial subpart of digital design**

## The HW interface of the digital system:

The whole system must be connected to the Altera board interfaces according to the following diagram:





Figure 7: Digital system with I/O interface



***The PPA characterization of the digital system:***

| <b>Area</b>                  |                |           |          |                      |                            |      |
|------------------------------|----------------|-----------|----------|----------------------|----------------------------|------|
|                              | Logic elements | Registers | I/O pins | Embedded memory bits | Embedded 9-bit Multipliers | PLLs |
| <b>Combinational subpart</b> |                |           |          |                      |                            |      |
| <b>Synchronous subpart</b>   |                |           |          |                      |                            |      |

| <b>Performance</b>           |           |                                                                                       |                               |
|------------------------------|-----------|---------------------------------------------------------------------------------------|-------------------------------|
|                              | $f_{max}$ | Critical path (what is the slowest submodule and why does it cause the critical path) | $f_{MCLK}$ ( $= f_{sysclk}$ ) |
| <b>Combinational subpart</b> |           |                                                                                       | None                          |
| <b>Synchronous subpart</b>   |           |                                                                                       |                               |

| <b>Power</b>                 |                         |                          |                           |                       |
|------------------------------|-------------------------|--------------------------|---------------------------|-----------------------|
|                              | Total power consumption | Static power consumption | Dynamic power consumption | I/O power consumption |
| <b>Combinational subpart</b> |                         |                          |                           |                       |
| <b>Synchronous subpart</b>   |                         |                          |                           |                       |

### 3. Requirements

1. The report file (LAB4.pdf) content should include page numbers.
2. Images and tables will be numbered. The caption of an image and a table below the image or table. The top-level design must be structural; all other modules can be structural/ behavioral or mixed modeling (structural and behavioral).
3. The behavioral parts of the design (except the test bench) must be synthesized, and pay attention to the logic that you are describing.
4. Block diagrams for the behavioral parts of the design that describe the logic behind the behavioral code can be taken from Quartus RTL Viewer
5. The design must be well commented on.
6. Elaborated analysis and waveforms:
  - Remove irrelevant signals.
  - Zoom in on regions of interest.
  - Draw clouds on the waveform with explanations of what is happening.
  - Change the waveform colors in ModelSim for clear documentation (*Tools->Edit Preferences->Wave Windows*).
  - Resource Usage from Quartus.
  - Maximal Frequency and critical paths *of the DUT design* from the Timing Analyzer (for each subpart, in addition to the whole digital system design)
  - **Validation using Signal-Tap is mandatory (the recommended trigger is the KEY2 signal. This way, you can validate each ISA's instruction separately).**
7. Conclusions
8. A ZIP file in the form of **id1\_id2.zip** (where id1 and id2 are the identification numbers of the submitters, and id1 < id2) *must be uploaded to Moodle only by the student with id1* (any of these rules' violations disqualifies the task submission).

9. The **ZIP** file will contain the next five subdirectories (***only the exact next subfolders***):

| Directory | Contains                                                                                                                                          | Comments                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DUT       | DUT's VHDL files                                                                                                                                  | Only VHDL files, excluding test bench files<br><b><u>Note:</u> your project files must be well compiled (in ModelSim and Quartus separately) without errors as a basic condition before submission</b>                                                                                                                                                                                                                                                    |
| TB        | VHDL files that are used for the test bench                                                                                                       | Only one <b>tb.vhd</b> for the overall DUT                                                                                                                                                                                                                                                                                                                                                                                                                |
| SIM       | ModelSim DO files                                                                                                                                 | Only for <b>tb.vhd</b> of the overall DUT                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Quartus   | <ul style="list-style-type: none"> <li>Signal Tap files used in project validation</li> <li>Project SOF file</li> <li>Project SDC file</li> </ul> | Do not place files that are not relevant                                                                                                                                                                                                                                                                                                                                                                                                                  |
| DOC       | Project documentation                                                                                                                             | <ol style="list-style-type: none"> <li><b>Readme.txt</b> concise description for any DUT's *.vhd file</li> <li><b>Lab4.pdf</b> report file <ul style="list-style-type: none"> <li>Clause 3 requirements</li> <li>Containing the PPA characterization tables and their Quartus reports screenshots</li> <li>Screenshot of Signal-Tap for at least one command of each <i>Arithmetic</i>, <i>Shift</i>, and <i>Boolean</i> commands.</li> </ul> </li> </ol> |

**Table 1: Directory Structure**

## 4. Grading Policy

| Weight | Task              | Description                                                                                                           |
|--------|-------------------|-----------------------------------------------------------------------------------------------------------------------|
| 10%    | Documentation     | The "clear" way in which you presented the requirements, the analysis, and the conclusions on the work you have done. |
| 90%    | Analysis and Test | The correct analysis of the system (under the requirements)                                                           |

**Table 1 : Grading**

Under the above policy, you will be also evaluated using common sense:

- Your files will be compiled and checked; the system must work.
- Your design and architecture must be intelligent, minimal, effective and well organized.

## 5. References

- [1] Altera Cyclone II data book on <http://www.altera.com/literature/lit-cyc2.jsp>
- [2] Quartus II manuals : <http://www.altera.com/support/software/sof-quartus.html>
- [3] DE1 User Manual on <http://hl2.bgu.ac.il – Course Library=>FPGA>
- [4] Cyclone II Technical information <http://www.altera.com/literature/lit-cyc2.jsp>